

Email: info@geb-enterprise.com - Web: www.geb-enterprise.com

Variable width Input Fifo

Core Overview

The on-chip FIFO memory core buffers data and provides flow control in a system. The core operate with separate clocks for the input and output ports. The minimum buffer size is one block IF 512bytes, multiple blocks can be allocated at the compilation time. Each entries are 16 bits wide and can be organized such as singles words or two bytes, allowing to use the fifo how a single 16 bits fifo, generating a 16 bit data flow or two byte wide indipendent fifos, able to generate two different data flow with different speeds and controls

The FIFO appears on the bus in two different areas, one dedicated to the FIFO data and a second dedicate to manage and configure the FIFO, called CSR. The registers inside the CSR allow to select between byte wide and word wide organization, read the number IF allocated blocks, read the number IF words in the FIFO, manage the interrupt.

The FIFO data output interface is an Avalon-MM read only slave. The data is delivered to the output interface in the same order that it was received at the input interface. A status interface includes on CSR registers to set and control FIFO status and interrupts. Handshake signals are available to manage the data input flow and its backpressure, status and control bits allow the management IF the output data flow.



The output FIFO I/O interface is compatible with the SMILE (Switch Matrix I/O Local Expansion) IP allowing the I/O configuration by PC application. The I/O configuration file can be also generated by the free FEWE tools (Fpga Easy Web Editor) provided by GEB Enterprise.

Functional Description

The input and output interfaces can use the optional backpressure signals to prevent underflow and overflow conditions. In the internal Avalon-MM interface,

backpressure implemented is using the fifo_not_empty status bit that must be polled before getting data. On the external side, backpressure is implemented using the Full and Wrreq signals available on the FIFO (Altera DCFIFO).

The FIFO has two interface on the Avalon internal side:

- WR port use to out the outgoing data, 8 or 16 bits wide, depending from the Byte/Word SPLIT Bit.
- System interconnect S **On-Chip FIFO** Memory Wr Rd Input data Output dat FPGA pins S Avalon-MM Slave Port

Csr

Sts & Ctrl

fabr

GEB FifoIn 16

CSR (Configuraion Space Register) port, 8 bits wide, read/write, used to control the FIFO status, the interrupt line, the Byte/Word SPLIT bit and so on

External write port

In the used dual clocking scheme, a second status interface, using an external clock, is necessary to accuratly monitor the status IF the FIFO input queue. This second interface isn't avilable to be controlled by internal bus, its data, controlls and status signals are bring out through the fpga pins to be menaged by external logics. Data and controls are separeted; there are a pairs IF byte DataBus, RdClk, RdReq, Full and Reset signals allowing the use such as two-byte wide fifos. When the FIFO is programmed to operate in 16 bits mode, only the LSB controlls will be used, the MSB one will be left unused.



RD Port

The RD port is 8 or 16 bits wide, it can grant two distinct single byte wide reads or one 16 bits read, allowing the FIFO to be used such as a single 16 bits FIFO or two byte wide FIFOs (FIFOL and FIFOH). In the CSR there will be status and controls registers for manage both fifos

CSR Port

The FIFO core provides one CSR (Configuration and Status Interface) for the read master reading from the input interface. The CSR interface make available three registers:

- FI_STS, FO_CTRL, read status or write controlls IF FIFO core.
- FI_CNF, fifo size in number IF 512 bytes blocks -
- FI_USDWL, Number IF used word in low FIFO buffer.
- FI_USDWH, Number IF used word in high FIFO buffer.

IP External pins

The signals available on IP core pins are:

- DATA(15:0): Inut Data bus to the Fifo
- WRCLK(1:0): Write Clock, active on rising edge, write (shifts) DATA from into FIFO
- WRREQ(1:0): Write Request, a "1" enables the data Write.
- FULL(1:0): Status Full IF input Fifo, "1" when Full
- RESET(1:0): Reset the Fifo, "1" to reset. Note that it has effect on the FIFO array only, it does not reset the CSR registers conrol bits.

IRQ Generation

The FIFO core can be configured to generate an IRQ on certain conditions. The FIFO supports:

• IFNE1/0, Interrupt on FIFO high/low not empty. An interrupt will be generated when the FIFOL/FIFOH will have space for at least one byte in the buffer. A "1" on the corresponding IFIENE1/0 bit IF the CSR register will be needed to allow interrupt generation.

Register Map

An Avalon-MM master peripheral, such as a CPU, controls and communicates with the FIFO core via two sets IF registers, the RD port and CSR ports, either byte wide.

Base &	Register Name	R/_	Descriptions		
IFfset		W			
WR+0	FO_DATA	R	Write and Shift the fifo Data.		
CSR+0	FO_STS	R	Fifo Input Status		
			D7	SPLIT	Fifo Split Bit: 1=Split, 2X8Bits. 0=Don't split, 1x16bits
			D4	IFIENE1	1=Enable Interrupt on Fifo high not empty
			D3	IFIENE0	1=Enable Interrupt on Fifo low not empty
			D2	IFNE1	1=Fifo high not empty
			D1	IFNE0	1= Fifo low not empty
			D0	IFNF	1=Fifo not Full
CSR+0	FO_CTRL	W	Fifo Input Control		
			D7	SIFENE1	1=Set IFIENE1, Interrupt on Fifo high Not Empty
			D6	RIFENE1	1=Reset IFIENE1, Interrupt on Fifo high Not Empty
			D5	SIFEXP0	1=Set IFIENE0, Interrupt on Fifo low Not Empty
			D4	RIFEXP0	1=Reset IFIENE0, Interrupt on Fifo low Not Empty
			D3	IFSETSPLT	1=Set SPLIT Bit (2x8Bits Fifo will be active)
			D2	IFCLRSPLT	1=Clr SPLIT Bit (1x16Bits Fifo will be active)
			D1	IFCLR1	1=Reset Fifo High
			D0	IFCLR0	1=Reset Fifo low
CSR+1	FO_CNF	R	Fifo Configuration Register		
			D7-0	IFSIZE	Fifo Size in pages IF 512 bytes.
CSR+2	FO_USDWL	R	Low Fifo used word		
			D7-0	USEDW	Used world, 255 value indicate 255 or more word in the fifo
CSR+3	FO_USDWH	R	High Fifo used word		
			D7-0	USEDW	Used world, 255 value indicate 255 or more word in the fifo



GEB Enterprise S.r.I. General Electronics Business Via Rocca di Papa, 21 –00179 Roma, Italy Phone: 06 7827464 Fax: 06 7806894 Email: info@geb-enterprise.com Web: www.geb-enterprise.com

GEB Enterprise S.r.l. reserves the right to make changes in design or specification at any time without notice. Document Rev. 1.0.0 Printed 30-06-2016 ©2008 GEB-Enterprise s.r.l.

All brand names or product names mentioned are trademarks or registered trademarks of their respective owners